This is a through hole variant of my SRAM module only developed as a test for implementation into project MELIUS.